Based on experimental analogue MOS switches, the Letter reports a new observation of the charge injection component due to channel charges in weak inversion. As identified by the mixedmode circuit and device simulations, this new component can contribute comparably to the switch-induced error voltage on a switched capacitor.
Introducfiont Charge injection in analogue MOS switches has recently been studied extensively [14] . Suppression of the charge injection-induced error voltage on a switched holding capacitor is very important for switchednapacitor circuits. In this Letter we report a new Observation of the charge injection component due to channel charges in weak inversion, which has not previously been observed experimentally or predicted theoretically. Experimental observations: The on-chip test circuitry consists of one n-channel MOSFET, a holding capacitor C,,, and a unity-gain operational amplifier, as shown in Fig. 1 . This test circuitry has been fabricated by a 1.2 pm double-metal double-polysilicon CMOS process. The gate voltage waveform Vc(t) is given a pulse width I , ranging from 1 p to lOOp and a fall time t, from 6ns to 5 p . Because the unity-gain operational amplifier is used as a buffer, the waveform V H ( f ) on the holding capacitor can be represented by the measured waveform at the output. We have found that the new role of the channel charges in weak inversion is reproducible for a variety of the design parameters and measurement conditions. The case W = 2 5~, L = 4pm, and C,, = I.OPF, at the measurement condition of V,, = 2V, I , = l o p , and t, = 0.6p, is presented here. The corresponding observed waveforms at the gate and the output are shown in Fig. 1 , Also shown in Fig. 1 is the waveform of the drain current ID(t). According to [I] , the turn off of an MOS switch consists of two distinct phases: t, < t < f, and f, < f < I , + f, as labelled in Fig. 1 
, where the drain current continuously decays with time until a constant one appears. Therefore during the second phase of the turn-off, in addition to the clock feedthrough through the gate-to-drain overlap capacitance [I], the channel charges in weak inversion should be taken into account. Computer simulations: The mixed-mode circuit and device simulations by using the program MEDIC1 [5] have been performed on the MOS switch. The simulated waveforms under the same conditions as those in Fig. 1 are presented in Fig. 2 . Surprisingly, the simulated Zo(t) waveform in Fig. 2 matches quite closely the measured waveform in Fig. 1 . In Fig. 2 the area under the lD(t) curve has been separated into three components Qo, Q,, and Q,, where Q. represents part of the channel charges in strong inversion for f, < t < f,, Q, represents the channel charges in weak inversion for f 2 < t < t, + tfi and Qc represents the charges coupled through the gate-to-drain overlap capacitance for t, < t < tl + t,. From the simulated current vectors (not shown here), we have found that for t2 < t < f , + t,not only do the channel charges flow laterally to the drain but also the charges coupled through the gate-to-drain overlap capacitance flow vertically to the drain. Note that for 1, < t < t , + t, the MOSFET is operated in weak inversion where V d t ) The validity of eqns. 1 and 2 has been identified by the mixedmode circuit and device simulations, as demonstrated in Fig. 3 where the charge percentage against the dimensionless parameter VHrd(p/2UCH) is shown. Fig. 3 Introduction: Testing analogue integrated circuitry is a challenging task because many aspects of circuit performance need to be monitored such as functionality, transient response, bandwidth etc. An operational amplifier (opamp) is one of the most important analogue circuits and has received much attention from the testing community as a result [14] . In this Letter we have used a two stage opamp as a test vehicle because the technique we propose is well illustrated by such a circuit, but it is by no means constrained to this example in its application. This circuit is shown in Fig. 1 . Of the possible faults which can occur in this circuit is a short circuit between the gate and the drain of transistor N4 which is difficult to detect by input voltage stimulation because the gate and the drain of this transistor often have similar potentials. This fault will become more difficult to expose if the short is a resistive short.
In this work faults were introduced singly, a short circuit was represented by a 1 P resistor connected between two nodes and an open-circuit was modelled by a lOMP resistor between the open circuit nodes. Open-circuit gate faults have not been included because these are difficult to model or simulate with any degree of confidence. Fig. 1 shows a schematic diagram of the two stage opamp used as the circuit under test (CUT) in this work. The opamp was connected in inverting mode with two external
